Abstract -A closed form expression for the propagation delay of a CMOS gate driving a distributed RLC line is introduced that is within 5 % of dynamic circuit simulations for a wide range of RLC loads. It is shown that the traditional quadratic dependence of the propagation delay on the length of an RC line approaches a linear dependence as inductance effects increase. The closed form delay model is applied to the problem of repeater insertion in RLC interconnect. Closed form solutions are presented for inserting repeaters into RLC lines that are highly accurate with respect to numerical solutions. An RC model as compared to an RLC model creates errors of u p to 30% in the total propagation delay of a repeater system. Considering inductance in repeater insertion is also shown to significantly save repeater area and power consumption. The error between the RC and RLC models increases as the gate parasitic impedances decrease which is consistent with technology scaling trends. Thus, the importance of inductance in high performance M,SI design methodologies will increase as technologies scale.
I. Introduction
It has become well accepted that interconnect delay dominates gate delay in current deep submicrometer VLSI circuits [I]- [5] . Currently, inductance is becoming more important with faster onchip rise times and longer wire lengths. Wide wires are frequently encountered in clock distribution networks and in upper metal layers. These wires are low resistance wires that can exhibit significant inductive effects. Furthermore, increasing performance requirements are pushing the introduction of new materials for low resistance interconnect [6] . With these trends it is becoming more important to include inductance when modeling on-chip interconnect. Criteria to determine which nets should consider on-chip inductance have been described in [7] and [SI.
The focus of this paper is to provide an accurate estimation of the propagation delay of a CMOS gate driving a distributed RLC line as well as to develop design expressions for optimum repeater insertion to ininimize the delay of a signal propagating along a distributed RLC line. The paper is organized as follows. In section 11, a simple yet accurate propagation delay formula describing a CMOS gate driving a distributed RLC load is presented. In section 111, the propagation delay formula is used to develop design expressions for optimum repeater insertion to minimize the propagation delay of a distributed RLC line. Some conclusions are offered in section IV. A mathematical proof of the expressions for optimum repeater insertion In an RLC line is provided in the appendix.
Propagation Delay of a CMOS Gate Driving an RLC Load
An arbitrary CMOS gate driving an RLC transmission line representation of an interconnect line is shown in Fig. I Note that this solution is characteristic of an RLC line (and that no approximations have been made in deriving this result.
The scaled propagation delay t 'pd is dimensionless since w,, has the units of Mime. r'pd is a function of only three variables which is the canonical number of variables to describe t',.,. There are several ways to select these three variables. The three variables chosen here are RT, CT, and < since these variables are physically intuitive. The variables RT and CT characterize the relative significance of the gate parasitic impedances with respect to the interconnect parasitic impedances. Increasing RT and C, demonstrates that the gate parasitic impedances further affect the propagation delay. The third variable is the coefficient of S' in the denominator of the transfer function. J is chosen as the third variable since the 50% delay is primarily dependent upon the coefficients of S' in the denominator and thc numerator [13] . This characteristic is used to rcduce thc number of variables that affect the propagation delay from three to one (0. Note that the three variables RT, CT, and are not independent since 6 is a function of R, and CT. AS/X [ 141 simulations of the time scaled 50% propagation delay of a gate driving an RLC transmission line t'pd as a function of c, RT, and C, are shown in Fig. 2 . Note in Fig. 2 that the propagation delay is primarily a function of <. The dependence on R r and CT is fairly weak. This characteristic does not imply that the transistor driving the interconnect and the load capacitance has a minor effect on the propagation delay since [ includes the effects of RT and CT. Note also that this effect is particularly weak in the range where RT and CT are between zero and one. This range is most important for global interconnect and long wires in current deep subimicrometer technologies. Thus, the propagation delay is primarily a function of (, which collects the five impedances that affect the propagation delay, Rn, L,, C,, R, and C,, into a single parameter. A curve fitting method is used to minimize the error when RT and C7 are between zero and one, as illustrated in Fig. 2 .
Using this approach, the propagation delay in the linear region can be miodeled by the following function,
AS/X [I41 simulations of the propagation delay of an RLC transmiss,ion line as compared to rpd in (9) are shown in Table: I. Note that the solution exhibits high accuracy (the error is less than 5%) for a wide range of interconnect (R,, L,, and C,) and gate impedances ( R , and CL). Note also that the simulation data listed in Table 1 include those cases where the response is underdamped imd overshoots occur (high nnductive effects), and those cases where the response is overdamped (low inductive effects). All of the above operating modes are described by one continuous equation, (9). . .
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An interesting special case is when the . gate parasitic impedances (C, and Rrr) are neglected. This case is particularly important. since it describes the propagation delay characteristics of a distributed RLC line without the distortion of the gate impedances.
For the limiting case where L + 0, (9) Traditionally, repeaters are inserted into RC lines to partition an interconnect line into shorter sections, e.g., [9] -[I 11, thereby reducing the total propagation delay. Applying the same idea to the VI-405 general case of an RLC line, repeaters are used to divide the interconnect line into k sections as shown in Fig. 3 . The buffers are each uniformly the same size and h times larger than a minimum size buffer. The buffer output impedance R,, is R& and the input capacitance of the buffer C, is hCo.
The total propagation delay of the repeater system is the sum of the individual propagation delays of the k sections and is a function of h and k for a given interconnect line. The values of h and k at which the total delay t,,,,,,J,o[ is a minimum is determined by simultaneously solving the following two differential equations, These equations are the same as described by Bakoglu in [ 1 11.
Solving (IO) for the general case of an RLC line is analytically intractable. However, as described in the appendix, h, , and k,,p, for an RLC line have the form,
(12)
where h' (T,) and k'(T,) are error factors that account for the effect of the inductance and T,, is
. ( T r -, , ) and k , = / Z * k ' ( T L , , ) .
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The closed form solution for the propagation delay in (9) is used to characterize the delay of the repeater system shown in Fig. 3 (10) These closed form solutions are highly accurate with an error in the total propagation delay of the repeater system of less than 0.05% as compared to numerical analysis. These formulae can therefore be considered exact for all practical purposes. Upon examination of (14) and (IS), hop, and koP, are equal to h,,(RC) and k,,,(RC) in (1 1) for the special case of an R C impedance when L, -+ 0 (or T, -+ 0). Note that the error between the two cases increases as TuR increases. This behavior is understandable since inductance effects are more significant as T, increases (which increases the error of neglecting L,), Also note that as Tu increases (or the inductance effects increase), the number of sections kup, decreases. The improvement achieved by partitioning the line into shorter sections in the R C case is primarily due to the quadratic dependence of the propagation delay on interconnect length. In the other extreme case of an LC line, the propagation delay is linear with interconnect length and therefore no speed improvement is achieved by partitioning the line into shorter subsections. Actually, adding repeaters in this case would only increase the total propagation delay because of the additional gate delay of the repeaters. Thus, as inductance effects increase, the optimum number of repeaters to insert to minimize the total interconnect delay decreases.
The per cent increase in rPdlotul caused by neglecting inductance and treating an RLC line as an RC line as compared to including inductance based on (14) and (15) 
The per cent area increase for T, = 3 is 154% and for TUR = 5 is 435Yc. Using the impedance values described in [7] , it can be shown that Tm = 5 is common for a current 0.25 pm technology. Thus, neglecting inductance not only increases the total delay of the repeater system but significantly increases the buffer area as well. This trend is expected since treating the interconnect as an RC line and neglecting inductance requires more repeaters. These additional repeaters add to the total delay and buffer area without reducing the line delay because significant inductance makes the dependence of the delay on the length of the interconnect become sub-quadratic. Note that T, increases as ROCo decreases. This relation means that as the gate delay decreases, inductance becomes more important. Thus, the effects of inductance in next generation design methodologies will become fundamentally important as technologies scale.
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IV. Conclusions
Closed form solutions for the propagation delay of a CMOS gate driving a distributed RLC load are presented that are within 5%
of AS/X simulations. It is shown that the traditional quadratic dependence of the propagation delay on the length of im RC line tends to a linear dependence as inductance effects increase. This behavior is expected to have a profound effect on future high speed CMOS technologies.
Closed form solutions are presented for inserting repeaters into RLC lines that are highly accurate with respect to numerical solutions. Inserting repeaters based on an RC model into RLC lines as compared to applying a distributed RLC impedance model of the interconnect increases the propagation delay by up to 301% and the repeater area by up to 435% for common VLSI interconnect. The power consumption of the repeater system is also expected to be much less in the case of an RLC model as compared to an RC model due to the increased repeater area for the RC case. Thus, incorporating inductance into the interconnect impedance model is of crucial importance for accurately estimating the propagation delay of on-chip interconnect as well as for minimizing the propagalion delay.
This importance is expected to increase as the gate parasitic impedances decrease and as technologies increase in speed.
Appendix
Optimum Repeater Insertion in RLC Li.nes As shown in section 11, the propagation delay of a gate driving a single section of interconnect with an impedance of R , C , and L, has the form given by (8). If repeaters are inserted to partition the line into k sections and each repeater is h times greater than a. minimum size inverter, the total propagation delay of the system is the summation of the propagation delays of each of the individual sections. Since the sections are each equal, the total deiby can be expressed as fpdrurul = krpds,,, where rpdspr is the propagation delay of a single section. Each section has an interconnect impedance equal to R, / k, C, / k, and L, / k. Since each repeater is h times larger than a minimum size buffer, each repeater has an output resistancie RI, = Ro / h and a load capacitance of C, = C& Thus, the total propagation delay of the repeater system is where RTscc and C, , , are Guided by the solution of h and k for the special case of an RC line, the solution for an RLC line is in the form of where h' and k ' are error factors that incorporate the existence of inductance and approach one as the inductance approaches zero.
Substituting these values for h and k into ( 
